

IDENTIFICATION

PRODUCT CODE:	MAINDEC-8E-DIAB-D
PRODUCT NAME:	MM8E 4K MEMORY CHECKERBOARD
DATE CREATED:	JUNE 7, 1971
MAINTAINER:	DIAGNOSTIC GROUP
AUTHOR:	VERNON FREY

COPYRIGHT © 1971

DIGITAL EQUIPMENT CORPORATION

The following is a list of the  
 names of the persons who  
 were present at the  
 meeting of the  
 Board of Directors  
 held on the 1st day of  
 January, 1900.

The following is a list of the  
 names of the persons who  
 were present at the  
 meeting of the  
 Board of Directors  
 held on the 1st day of  
 January, 1900.



1. ABSTRACT

This program is designed to detect core failures on half-selected lines under worst case noise conditions. It's use is intended for the PDP-8E with a basic 4K memory system.

2. REQUIREMENTS

Equipment

A PDP-8E computer with 4K of memory.

Storage

Initially the program is in core locations 2000-777 and in core locations 7000-7577.

3. LOADING PROCEDURE

Load the program with the binary loader (BIN).

#### 4. OPERATING PROCEDURE

There are two entries to the program. These entries allow the user to start by testing upper core (1000-7777), or start by testing lower core (0000-6777). To start the program:

A. Load Address with desired entry address.

LOAD ADDRESS	0200	Test upper core (1000-7777).
--------------	------	------------------------------

LOAD ADDRESS	7000	Test lower core (0000-6777)
--------------	------	-----------------------------

B. Set switch register to desired operation according to the following table.

SWITCH	0 (down)	1 (up)
SR00	Continue testing	Halt after test
SR07	Relocate program	Inhibit relocation

C. Press key start.

NOTE 1: RIM and BIN are saved during this test and will not be lost if the program is halted using SR00.

NOTE 2: This program will alternate testing upper and lower core unless SR07 is set. During program relocation a comparison check is made to insure no program loss.



## 5. ERRORS

The contents of a given memory test location should always be 0000 or 7777, therefore anything other than 0000 or 7777 will result in a test error halt. A relocation error halt will occur if the relocation comparison check fails.

### Test Error Halts

A test error halt is indicated by halt address 07XX or 75XX.

If the link is set, the error occurred on complemented data.

1st halt - The AC displays the contents of the location in error.

Record the C(AC) and press key continue.

2nd halt - The AC displays the address of the location in error.

Record the C(AC) and press key continue to resume testing with the next sequential memory address.

### Relocation Error Halts

A relocation error halt is indicated by halt address 03XX or 71XX.

1st halt - The AC displays the contents of the location transferring from. Record the C(AC) and press key continue.

2nd halt - The AC displays the address of the location transferring from. Record the C(AC) and press key continue.

3rd halt - The AC displays the contents of the location transferring to. Record the C(AC) and press key continue.

4th halt - The AC displays the address of the location transferring to. Record the C(AC) and C(MA). Manually correct bad core location if possible. Load Address = C(MA) and press key continue to continue relocation.

6. RESTRICTIONS

Starting Restrictions

The program may be restarted at 02000 if the program is in lower core, or at 70000 if the program is in upper core. It can easily be determined where the program is by manually looking at a few core locations.

Operating Restrictions

None

7. EXECUTION TIME

The time to write and test the worst case pattern and its complement in upper and lower core is approximately 1 second.

During program execution a 5 will be typed on the TTY every 5 minutes of program run time. This allows the operator to determine approximate run time before a failure occurred.



## 8. SCOPE LOOPS

Two special scope loops have been provided in this program.

Before entering a scope loop run the checkerboard program with the halt switch up. This will write worst case pattern thru core.

### Scope Loop 1

This scope loop reads the address in the switches 6 times before complementing.

A. LOAD ADDRESS    0536 if program is in lower core  
                      7336 if program is in upper core.

B. Set switches = address to be looped on.

C. Press key start.

### Scope Loop 2

This scope loop executed a simple read, complement, write.

A. LOAD ADDRESS    0561 if program is in lower core  
                      7361 if program is in upper core.

B. Set switches = address to be looped on.

C. Press key start.

NOTE: The address being looped on can be changed simply by changing the switch settings. The previous address will be left with its original content.



9. PROGRAM DESCRIPTION

General


A given core is selected when the combined currents of the X- and Y- selection lines produce a magneto motive force which exceeds the threshold for reversing the flux direction of the core. This occurs at the intersection of the activated selection lines. All other cores which are threaded onto the activated lines will be slightly disturbed. Under marginal current conditions, such half-selected cores might also reverse polarity when their states are properly established by the pattern which the Checkerboard Test writes into memory.

When a selected core is in the 1 state, the read current will cause it to reverse polarity and become 0. When the core is in the 0 state, the write current will cause it to become 1. Thus, the possibility of a reading error is greatest when all half-selected cores are in the 1 state; a writing error is most probable when all the half-selected cores are in the 0 state.

If a half-selected core changes polarity, the error will be detected when the memory location containing that core is tested by the program. For a reading error, the contents of that core will appear as a 0 in a field of 1's, and vice versa for a writing error.

The Checkerboard Test pattern consists of alternating 4 memory cells containing 0000 and 4 memory cells containing 7777. This pattern is reversed every 400 octal locations. (This test pattern is generated according to the stringing of the stack and the wiring of the memory system. It is the same pattern for all 8E stacks).





The above array is interpreted as follows:

- A. Positions on the y-axis represent consecutive octal locations in memory from 00 thru 77.
- B. Positions on the x-axis represent consecutive octal locations in memory from 00 hundred thru 77 hundred.

### Program Relocation

Program relocation is governed by the status of switch register bit 7. With this switch down (0 position) program relocation occurs each time the test pattern and it's complement have been completely tested. During the relocation a comparison check is made to insure no program loss.

### Test Procedure

The worst case pattern is written, then each location is treated as follows:

- a. Read, Complement, Write the location.
- B. Read and test the location.
- C. Read, Complement, Write the location.
- D. Read and test the location.
- E. Go on to next location repeating A-D.

After the pattern is completely tested, the complement pattern is written and tested.

For further understanding of how the test is performed, refer to the listing.



/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER ) PAL10 V141 2-JUN-71

/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER )  
 /COPYRIGHT 1971, DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASS.  
 /PROGRAMMER, VERNON FREY

/SW0=1 HALT PROGRAM SAVING BIN  
 /SW7=1 INHIBIT PROGRAM RELOCATION

/PROGRAM STARTING ADDRESS  
 /0200 TEST UPPER CORE  
 /7000 TEST LOWER CORE

0000	*0	0	JMP	1	
0001		2			
0002		3			
0003					
0200	*200	NOP			/WILL = JMP LGOP2 FOR RESTART
0201	K7600,	7600			/CLA USED AS CONSTANT 7600
0202	LCNT1,	TAD			/WILL = TRANSFER CONTROL COUNTER
0203	LCNT2,	DCA			/WILL = TRANSFER TO CONTROL
0204	LCNT3,	JMS			/WILL = TRANSFER FROM CONTROL
0205	LINAD1,	JMP			/WILL = INDIRECT ADDRESS
0206	5336	JMP			/THIS INST MUST BE IN LOC 206
0207	4000				/SR BIT 0
0210	0020				/SR BIT 7
0211	0200				
0212	7000				
0213	7200				
0214	7604				
0215	0207				
0216	7650				
0217	5223				
0220	4232				
0221	4272				
0222	7402				
0223	7604				
0224	0210				
0225	7640				
0226	5364				

/CHECK HALT PROGRAM SWITCH

LSR00, LAS AND LSW0

SNA CLA LSR07

JMP LHILO

JMS LRESBN

HLT

/HALT SW IS OFF

/PROG IN LO - RESTORE BIN

/PROG IN HI

/CHECK INHIBIT RELOCATION SWITCH

LSR07, LAS AND LSW7

SZA CLA LGOP2

JMP

/INHIBIT RELOCATION





```

0272 0000 LRESBN, 0
0273 1201 TAD K7600
0274 3202 DCA LCNT1
0275 3204 DCA LCNT3
0276 1201 TAD K7600
0277 3203 DCA LCNT2
0300 4302 JMS LRELO
0301 5672 JMP I LRESBN
    /~200
    /CONTROLS 200 TRANSFERS
    /PAGE 0 CA
    /PAGE 31 CA
    /RELOCATE BIN INTO PAGE 31

```

```

    /RELOCATE SUBROUTINE
    /
    LRELO, 0
    TAD I LCNT3
    DCA I LCNT2
    TAD I LCNT3
    CIA
    TAD I LCNT2
    SZA CLA
    JMS LXFERF
    ISZ LCNT3
    ISZ LCNT2
    NOP
    ISZ LCNT1
    JMP LRELO+1
    JMP I LRELO
    /TRANSFER FROM
    /TRANSFER TO
    /CHECK TRANSFER
    /TRANSFER FAILED
    /INCREMENT FROM ADDRESS
    /INCREMENT TO ADDRESS
    /INCREMENT TRANSFER CONTROL
    /TRANSFER COMPLETE

```

```

    /RELOCATION FAILURE HALT ROUTINE
    /
    LXFERF, 0
    TAD I LCNT3
    HLT
    CLA
    TAD LCNT3
    HLT
    CLA
    TAD I LCNT2
    HLT
    CLA
    TAD LCNT2
    HLT
    CLA CLL
    JMP I LXFERF
    /1ST HALT - FROM DATA
    /2ND HALT - FROM ADDRESS
    /3RD HALT - TO DATA
    /4TH HALT - TO ADDRESS

```

```

    /TYPEOUT A '5' EVERY 5 MINUTES OF RUN TIME
    /
    LPASS, ISZ LCNT
    JMP LSR00
    TAD LM750
    DCA LCNT
    TAD K215
    JMS LTRANS
    /NOT 5 MINUTES YET
    /RESTORE COUNTER
    /CR

```

```

0344 1362 TAD K212 /LF
0345 4351 JMS LTRANS
0346 1363 TAD K265 /5
0347 4351 JMS LTRANS
0350 5214 JMP LSR00

LTRANS, 0 /TRANSMIT CODE
0351 0000 TLS /WAIT FOR FLAG
0352 6046 TSF
0353 6041 JMP -1
0354 5353 CLA CLL
0355 7300 JMP I LTRANS
0356 5751

LCNT, -1400 /COUNT 5 MINUTES
0357 6400 LM750, -1400 /CR
0360 6400 K215, 215 /LF
0361 0215 K212, 212 /5
0362 0212 K265, 265

/GO TO PAGE 2 OR PAGE 29
/
LGOP2, JMS +1 /0XXX OR 7XXX
0364 4365 CLA CLL
0365 0000 TAD K0200
0366 7300 TAD K7600
0367 1365 AND LINAD1
0370 1211 DCA LINAD1
0371 0201 JMP I LINAD1
0372 3205
0373 5605

*400 /WRITE PATTERN
0400 5216 JMP LWR /WRITE COMPLEMENT
0401 5225 JMP LWRC
0402 7774 LM4, -4
0403 7740 LM40, -40
0404 0523 KLENDM, LENDM
0405 7330 KLA0A, HAAA
0406 0000 LEND1, 0
0407 0000 LMADD, 0
0410 0000 LCNT4, 0
0411 0000 LCNT5, 0
0412 0200 KK0200, 0200
0413 1000 K1000, 1000
0414 7600 KK7600, 7600
0415 0000 LINAD2, 0

/INDIRECT ADDRESSING

/WRITE PATTERN INTO MEMORY
LWR, JMS LWCON
0416 4235 JMS LWRMEM
0417 4253 JMS LWRMEM
0420 1253 TAD KK0200
0421 1212 TAD KK7600
0422 0214 AND

```

/CORRECT WRITE CONSTANTS  
/WRITE PATTERN  
/0XXX OR 7XXX



```

0423 3215      DCA  LINAD2
0424 5615      JMP  I  LINAD2
                                /0600 OR 7400

/WRITE COMPLEMENT PATTERN INTO MEMORY
/
LWRC,  JMS  LWCON  /CORRECT WRITE CONSTANTS
      JMS  LWRMC  /WRITE COMPLEMENT PATTERN
      TAD  LWRMEM /0XXX OR 7XXX
      TAD  KK0200
      AND  KK7600
      IAC
      DCA  LINAD2
      JMP  I  LINAD2
                                /0601 OR 7401

/UPDATE WRITE CONSTANTS
/
LWCON, 0      TAD  -1
                                /0XXX OR 7XXX
      RAL
      SEL CLA  LWCON1
      JMP  K1000 /PROG IN UPPER MEM
      TAD  LMADD /PROG IN LOWER MEM
      DCA  KLENDM /START WRITE ADDRESS
      TAD  LEND1 /END MEM ROUTINE
      DCA  LWCON
      JMP  I

LWCON1, TAD  KLA4A /END MEM ROUTINE
      DCA  LEND1 /START WRITE ADDRESS
      DCA  LMADD
      JMP  I  LWCON

/WRITE PATTERN OR WRITE PATTERN COMPLEMENT
/
LWRMEM, 0      JMP  LW1010 /WRITE PATTERN
LWRMC, 0      TAD  -1
      DCA  LWRMEM /STORE RETURN ADDRESS
      JMP  LW0101 /WRITE COMPLEMENT

LW1010, TAD  LM40 /-40
      DCA  LCNT4 /WRITE 2 PAGES
      JMS  LWONE /WRITE 4 WORDS OF ONES
      JMS  LWZERO /WRITE 4 WORDS OF ZEROS
      ISZ  LCNT4
      JMP  LW1010+2

LW0101, TAD  LEND1 /END OF MEMORY?
      DCA  LM40 /-40
      JMS  LCNT4 /WRITE 2 PAGES
      JMS  LWZERO /WRITE 4 WORDS OF ZEROS
      JMS  LWONE

```

```

0474 2210      ISB      LCNT4
0475 5272      JMP      LW0101+2
0476 4606      JMS      LEND1
0477 5261      JMP      LW0101
                                /END OF MEMORY?

0500 0000      LWZERO, 0
0501 1202      TAD
0502 3211      DCA      LM4
0503 3607      DCA      LCNT5
0504 2207      DCA      LMADD
0505 7000      ISB      LMADD
0506 2211      NOP
0507 5303      ISB      LCNT5
0510 5700      JMP      LWZERO+3
                                /WRITE 4 ZEROS
                                /INCREMENT MEMORY ADDRESS

```

```

0511 0000      LWONE, 0
0512 1202      TAD
0513 3211      DCA      LM4
0514 7240      STA      LCNT5
0515 3607      DCA      LMADD
0516 2207      DCA      LMADD
0517 7000      ISB      LMADD
0520 2211      NOP
0521 5314      ISB      LCNT5
0522 5711      JMP      LWONE+3
                                /WRITE 4 ONES
                                /INCREMENT MEMORY ADDRESS

```

/CHECK FOR END OF MEMORY

```

0523 0000      LENDM, 0
0524 1207      TAD      LMADD
0525 7640      SZA      CLM
0526 5723      JMP      LENDM
0527 5653      JMP      LWRMEM
0530 0000      LAAA, 0
0531 1207      TAD      LMADD
0532 1213      TAD      K1000
0533 7640      SZA      CLM
0534 5730      JMP      LAAA
0535 5653      JMP      LWRMEM

```

/TWO SPECIAL SCOPE LOOPS

```

0536 7604      LSCOPI, LAS
0537 3372      DCA      LSWADD
0540 1772      TAD      LSWADD
0541 0772      AND      LSWADD
0542 0772      AND      LSWADD
0543 0772      AND      LSWADD
0544 0772      AND      LSWADD
0545 0772      AND      LSWADD
0546 7040      CMA
0547 3772      DCA      LSWADD
0550 1772      TAD      LSWADD
                                /TEST ADDRESS

```



```

0591 0772 AND I LSWADD
0592 0772 AND I LSWADD
0593 0772 AND I LSWADD
0594 0772 AND I LSWADD
0595 0772 AND I LSWADD
0596 0740 CMA
0597 3772 DCA I LSWADD
0598 5336 JMP LSCOP1

0561 7604 LSCOP2, LAS
0562 3372 DCA LSWADD
0563 1772 TAD I LSWADD
0564 7040 CMA
0565 3772 DCA I LSWADD
0566 1772 TAD I LSWADD
0567 7040 CMA
0570 3772 DCA I LSWADD
0571 9361 JMP LSCOP2

0572 0000 LSWADD, 0

0600 *600
0601 5214 JMP LTST
0602 9224 JMP LTSTC
0603 7774 -4
0604 0/63 LM100, -100
0605 7570 KLENDT, LENDT
0606 0000 KLB88, H888
0607 0000 LEND2, 0
0610 0000 LTSTAD, 0
0611 0000 LCNT6, 0
0612 1000 LCNT7, 0
0613 7600 KK1000, 1000
0613 7600 KC7600, 7600

0614 4234 /READ AND TEST PATTERN CONTROL
0615 4252 /
0616 1252 LTST, LRCON
0617 1213 JMS LRMEM
0620 0213 TAD LRMEM
0621 7001 TAD KC7600
0622 3207 AND KC7600
0623 5607 IAC
DCA LTSTAD
JMP I LTSTAD

0624 4234 /READ AND TEST COMPLEMENT PATTERN CONTROL
0625 4254 /
0626 1254 LTSTC, LRCON
0627 7006 JMS LRMEMC
0630 7630 TAD LRMEMC
SEL CLA
7006
7630

/READ AND TEST PATTERN CONTROL
/READ AND TEST COMPLEMENT
/LO END TEST ROUTINE
/HI END TEST ROUTINE
/END TEST ROUTINE
/START TEST ADDRESS
/TEST 2 PAGES
/TEST 4 ADDRESSES

/CORRECT READ CONSTANTS
/READ AND TEST PATTERN
/0XXX OR 7XXX
/-2000

/0401 OR 7201

/CORRECT READ CONSTANTS
/READ AND TEST COMPLEMENT PATTERN
/0XXX OR 7XXX
/RTL - AND ADDRESS OF TAG HPASS

```

```

0631 9627 JMP I .-2 /PROG IN UPPER MEM
0632 9633 JMP I .+1 /PROG IN LOWER MEM
0633 0206 /ADDRESS OF TAG LPASS

```

/UPDATE READ CONSTANTS

```

0634 0000 LRCON, 0 /0XXX OR 7XXX
0635 1234 TAD
0636 7004 RAL
0637 7630 SZL CLA
0640 5246 JMP LRCON1
0641 1212 TAD KK1000
0642 3207 DCA LTSTAD
0643 1204 TAD KLENDT
0644 3206 DCA LEND2
0645 0634 JMP I LRCON

```

```

/PROG IN UPPER MEM
/PROG IN LOWER MEM
/START TEST ADDRESS
/END MEM ROUTINE

```

```

/END MEM ROUTINE
/START TEST ADDRESS

```

/READ AND TEST PATTERN OR PATTERN COMPLEMENT

```

0652 0000 LRMEM, 0 LR1010 /READ AND TEST PATTERN
0653 5260 LRMEGC, 0 /STORE RETURN ADDRESS
0654 0000 TAD .-1 /READ AND TEST COMPLEMENT
0655 1254 DCA LRMEM
0656 3252 JMP LR0101
0657 5311

```

```

0660 1203 LR1010, TAD LM100 /-100
0661 3210 DCA LCNT6 /READ AND TEST 2 PAGES
0662 1202 TAD LM04 /-4
0663 3211 DCA LCNT7 /READ AND TEST 4 ADDRESSES
0664 1607 TAD I LTSTAD
0665 7160 CMA STL
0666 3607 DCA I LTSTAD
0667 1607 TAD I LTSTAD
0670 7640 SEA CLA
0671 4352 JMS I LHALTC
0672 1607 TAD I LTSTAD
0673 7040 CMA I LTSTAD
0674 3607 DCA I LTSTAD
0675 1607 TAD I LTSTAD
0676 7101 IAC CLL
0677 7640 SEA CLA
0700 4342 JMS I LHALT
0701 2207 ISE LTSTAD
0702 7000 NOP
0703 2211 ISE LCNT7
0704 5264 JMP LONE+2
0705 2210 ISE LCNT4

```

```

/TEST ONE COMPLEMENTED
/THIS LOC FAILED READ AND TEST

```

```

/TEST ONE
/THIS LOC FAILED READ AND TEST

```



```

0706 5313      JMP      LZERO
0707 4606      JMS I    LEND2
0710 5260      JMP      LR1010

0711 1203      LR0101, TAD      LM100
0712 3210      DCA      LCNT6
0713 1202      TAD      LM04
0714 3211      DCA      LCNT7
0715 1607      TAD I    LTSTAD
0716 7040      CMA      DCA I  LTSTAD
0717 3607      DCA I    LTSTAD
0720 1607      TAD I    IAC STL
0721 7121      SEA CLA
0722 7640      JMS      TAD I  LTSTAD
0723 4352      CMA CLL
0724 1607      TAD I    DCA I  LTSTAD
0725 7140      CMA CLL
0726 3607      DCA I    SEA CLA
0727 1607      TAD I    JMS
0730 7640      JMS      ISE
0731 4342      NOP
0732 2207      ISE
0733 7000      NOP
0734 2211      ISE
0735 5315      JMP
0736 2210      ISE
0737 5262      JMP
0740 4606      JMS I    LEND2
0741 5311      JMP      LR0101

                                /END OF MEMORY?
                                /NO

                                /TEST ZERO
                                /THIS LOC FAILED READ AND TEST

                                /TEST ZERO COMPLEMENTED
                                /THIS LOC FAILED READ AND TEST

                                /TEST ZERO
                                /THIS LOC FAILED READ AND TEST

                                /END OF MEMORY?
                                /NO

                                /ERROR HALT ROUTINE FOR DATA FAILURE
                                /
                                /HALT, 0
                                TAD I  LTSTAD
                                HLT
                                CLA
                                TAD
                                HLT
                                CLA
                                JMP I  LHALT

                                /1ST HALT = BAD DATA
                                /2ND HALT = BAD LOCATION

0742 0000
0743 1607
0744 7402
0745 7200
0746 1207
0747 7402
0750 7200
0751 5742

                                /ERROR HALT ROUTINE FOR COMPLEMENT DATA FAILURE
                                /
                                /HALT, 0
                                TAD I  LTSTAD
                                CMA
                                HLT
                                CLA
                                TAD
                                HLT
                                CLA CLL
                                JMP I  LHALTC

                                /1ST HALT = BAD DATA
                                /2ND HALT = BAD LOCATION

0752 0000
0753 1607
0754 7040
0755 7402
0756 7200
0757 1207
0760 7402
0761 7300
0762 5752

```





7034 7004  
7035 7630  
7036 2232  
7037 5632

RAL  
SZL CLA  
ISE  
JMP I HHILO  
HHILO

/SKIP IF PROG IN LO  
/PROG IN HI

7040 4272  
7041 1213  
7042 3202  
7043 1211  
7044 3204  
7045 1212  
7046 3203  
7047 4302  
7050 5612

/RELOCATE PROGRAM TO UPPER MEMORY  
/HRELOU, JMS HRESBN  
TAD C7200  
DCA HCNT1  
TAD C0200  
DCA HCNT3  
TAD C7000  
DCA HCNT2  
JMS HRELO  
JMP I C7000

/RESTORE BIN INTO PAGE 31  
/-600  
/CONTROLS 600 TRANSFERS  
/PAGE 1 CA  
/PAGE 28 CA  
/RELOCATE PROGRAM  
/JMP TO PROG IN UPPER MEM

7051 4262  
7052 1213  
7053 3202  
7054 1211  
7055 3203  
7056 1212  
7057 3204  
7060 4302  
7061 5611

/RELOCATE PROGRAM TO LOWER MEMORY  
/HRELOD, JMS HSAVBN  
TAD C7200  
DCA HCNT1  
TAD C0200  
DCA HCNT2  
TAD C7000  
DCA HCNT3  
JMS HRELO  
JMP I C0200

/SAVE BIN INTO PAGE 0  
/-600  
/CONTROLS 600 TRANSFERS  
/PAGE 1 CA  
/PAGE 28 CA  
/RELOCATE PROGRAM  
/JMP TO PROG IN LOWER MEM

7062 0000  
7063 1201  
7064 3202  
7065 3203  
7066 1201  
7067 3204  
7070 4302  
7071 5662

/SAVE BIN AND RIM INTO PAGE 0  
/HSAVBN, 0  
TAD C7600  
DCA HCNT1  
DCA HCNT2  
TAD C7600  
DCA HCNT3  
JMS HRELO  
JMP I HSAVBN

/-200  
/CONTROLS 200 TRANSFERS  
/PAGE 0 CA  
/PAGE 31 CA  
/RELOCATE BIN INTO PAGE 0

7072 0000  
7073 1201  
7074 3202  
7075 3204  
7076 1201  
7077 3203  
7100 4302  
7101 5672

/RESTORE BIN AND RIM INTO PAGE 31  
/HRESBN, 0  
TAD C7600  
DCA HCNT1  
DCA HCNT3  
TAD C7600  
DCA HCNT2  
JMS HRELO  
JMP I HRESBN

/-200  
/CONTROLS 200 TRANSFERS  
/PAGE 0 CA  
/PAGE 31 CA  
/RELOCATE BIN INTO PAGE 31

```

/RELOCATE SUBROUTINE
/
HRELO, 0
7102 0000
7103 1604
7104 3603
7105 1604
7106 7041
7107 1603
7110 7640
7111 4320
7112 2204
7113 2203
7114 7000
7115 2202
7116 5303
7117 5702

TAD I HCNT3
DCA I HCNT2
TAD I HCNT3
CIA
TAD I HCNT2
SEA CLA
JMS HXFERF
ISE HCNT3
ISE HCNT2
NOP
ISE HCNT1
JMP HRELO+1
JMP I HRELO

/TRANSFER FROM
/TRANSFER TO
/CHECK TRANSFER

/TRANSFER FAILED
/INCREMENT FROM ADDRESS
/INCREMENT TO ADDRESS

/INCREMENT TRANSFER CONTROL
/TRANSFER COMPLETE

```

```

/RELOCATION FAILURE HALT ROUTINE
/
HXFERF, 0
7120 0000
7121 1604
7122 7402
7123 7200
7124 1204
7125 7402
7126 7200
7127 1603
7130 7402
7131 7200
7132 1203
7133 7402
7134 7300
7135 5720

TAD I HCNT3
HLT
CLA
TAD HCNT3
HLT
CLA
TAD I HCNT2
HLT
CLA
TAD HCNT2
HLT
CLA CLL
JMP I HXFERF

/1ST HALT - FROM DATA
/2ND HALT - FROM ADDRESS
/3RD HALT - TO DATA
/4TH HALT - TO ADDRESS

```

```

/TYPEOUT A '5' EVERY 5 MINUTES OF RUN TIME
/
HPASS, ISE HCNT
JMP HSR00
7136 2357
7137 5214
7140 1360
7141 3357
7142 1361
7143 4351
7144 1362
7145 4351
7146 1363
7147 4351
7150 5214

DCA HCNT
TAD C215
JMS HTRANS
TAD C212
JMS HTRANS
TAD C265
JMS HTRANS
JMP HSR00

/NOT 5 MINUTES YET
/RESTORE COUNTER
/CR
/LF
/5

```

```

HTRANS, 0
7151 0000
7152 6046

/TRANSMIT CODE

```



```

7153 6041      TSF
7154 5353      JMP      .-1
7155 7300      CLA CLL
7156 5751      JMP I  HTRANS

7157 6400      HCONT,  -1400
7158 6400      HM750,  -1400
7161 0215      C215,   215
7162 0212      C212,   212
7163 0265      C265,   265

/GO TO PAGE 2 OR PAGE 29

7164 4365      HCONT,  JMS      .+1
7165 0000      HCONT,  0
7166 7300      CLA CLL
7167 1365      TAD
7170 1211      TAD      C0200
7171 0201      AND      C7600
7172 3205      DCA      HINAD1
7173 5605      JMP I  HINAD1

*7200
7200 5216      JMP      HWR
7201 5225      JMP      HWRC
7202 7774      HM4,    -4
7203 7740      HM40,   -40
7204 0523      CHENDM, LENDM
7205 7330      CHAAA,  HAAA
7206 0000      WEND1,  0
7207 0000      WMADD,  0
7210 0000      HCONT4, 0
7211 0000      HCONT5, 0
7212 0200      CC0200, 0200
7213 1000      C1000,  1000
7214 7600      CC7600, 7600
7215 0000      HINAD2, 0

/WRITE PATTERN INTO MEMORY
/
HWR,      JMS      HWCON
JMS      HWRMEM
TAD      HWRMEM
TAD      CC0200
AND      CC7600
DCA      HINAD2
JMP I  HINAD2

/WRITE COMPLEMENT PATTERN INTO MEMORY
/
HWRC,      JMS      HWCON
JMS      HWRMC

```

/WAIT FOR FLAG

/COUNT 5 MINUTES

/CR  
/LF  
/5

/0XXX OR 7XXX

/0400 OR 7200

/WRITE PATTERN  
/WRITE COMPLEMENT

/LO END MEM ROUTINE  
/HI END MEM ROUTINE  
/END MEM ROUTINE  
/START WRITE ADDRESS  
/WRITE 2 PAGES  
/WRITE 4 ADDRESSES

/INDIRECT ADDRESSING

/CORRECT WRITE CONSTANTS  
/WRITE PATTERN  
/0XXX OR 7XXX

/0600 OR 7400

/CORRECT WRITE CONSTANTS  
/WRITE COMPLEMENT PATTERN

```

7227 1253      TAD      HWRMEM      /0XXX OR 7XXX
7230 1212      TAD      CC0200
7231 0214      AND      CC7600
7232 7001      IAC
7233 3215      DCA      HINAD2
7234 5615      JMP I      HINAD2

```

```

/UPDATE WRITE CONSTANTS
/
HWCON, 0
TAD      .-1
RAL      SCL CLA
JMP      HWCON1
TAD      C1000
DCA      HMADD
TAD      CHENDM
DCA      HEND1
JMP I      HWCON

```

```

HWCON1, TAD      CHAAA
DCA      HEND1
DCA      HMADD
JMP I      HWCON

```

```

/END MEM ROUTINE
/START WRITE ADDRESS
/END MEM ROUTINE

```

```

/WRITE PATTERN OR WRITE PATTERN COMPLEMENT
/
HWRMEM, 0      HW1010
HWRMC, 0
TAD      .-1
DCA      HWRMEM
JMP      HW0101

```

```

HW1010, TAD      HM40
DCA      HCNT4
JMS      HWONE
JMS      HWZERO
ISE      HCNT4
JMP      HW1010+2
JMS I
JMS I
TAD      HW0101, TAD      HM40
DCA      HCNT4
JMS      HWZERO
JMS      HWONE
ISE      HCNT4
JMP      HW0101+2
JMS I
JMS I
JMP      HW1010

```

```

HWZERO, 0
TAD      HM4
DCA      HCNT5

```

```

/-4
/WRITE 4 ZEROS

```



/INCREMENT MEMORY ADDRESS

7303 3607 DCA I HMADD  
7304 2207 ISZ HMADD  
7305 7000 NOP  
7306 2211 ISZ HCONT5  
7307 5303 JMP HWZERO+3  
7310 5700 JMP I HWZERO

/-4  
/WRITE 4 ONES

7311 0000 HNONE, 0  
7312 1202 TAD HM4  
7313 3211 DCA HCONT5  
7314 7240 STA  
7315 3607 DCA I HMADD  
7316 2207 ISZ HMADD  
7317 7000 NOP  
7320 2211 ISZ HCONT5  
7321 5314 JMP HWONE+3  
7322 5711 JMP I HWONE

/INCREMENT MEMORY ADDRESS

/CHECK FOR END OF MEMORY

7323 0000 HENDM, 0  
7324 1207 TAD HMADD  
7325 7640 SZA CLA  
7326 5723 JMP I HENDM  
7327 5653 JMP I HWRMEM  
7330 0000 HAAA, 0  
7331 1207 TAD HMADD  
7332 1213 TAD C1000  
7333 7640 SZA CLA  
7334 5730 JMP I HAAA  
7335 5653 JMP I HWRMEM

/TWO SPECIAL SCOPE LOOPS

7336 7604 HSCOP1, LAS  
7337 3372 DCA HSWADD  
7340 1772 TAD I HSWADD  
7341 0772 AND I HSWADD  
7342 0772 AND I HSWADD  
7343 0772 AND I HSWADD  
7344 0772 AND I HSWADD  
7345 0772 AND I HSWADD  
7346 7040 CMA  
7347 3772 DCA I HSWADD  
7350 1772 TAD I HSWADD  
7351 0772 AND I HSWADD  
7352 0772 AND I HSWADD  
7353 0772 AND I HSWADD  
7354 0772 AND I HSWADD  
7355 0772 AND I HSWADD  
7356 7040 CMA  
7357 3772 DCA I HSWADD

/TEST ADDRESS

7360	5336	JMP	HSCOP1		
7361	7604	HSCOP2,	LAS		/TEST ADDRESS
7362	3372	DCA	HSWADD		
7363	1772	TAD I	HSWADD		
7364	7040	CMA	I		
7365	3772	DCA I	HSWADD		
7366	1772	TAD I	HSWADD		
7367	7040	CMA	I		
7370	3772	DCA I	HSWADD		
7371	5361	JMP	HSCOP2		
7372	0000	HSWADD,	0		
7400	7400	*7400			/READ AND TEST PATTERN
7401	5214	JMP	HTST		/READ AND TEST COMPLEMENT
7402	5224	JMP	HTSTC		
7403	7774	-4			
7404	7700	HM04,			
7405	0763	HM100,	-100		/LO END TEST ROUTINE
7406	7570	CHENDT,	LENDT		/HI END TEST ROUTINE
7407	0000	CHBBR,	HBBB		/END TEST ROUTINE
7410	0000	HEND2,	0		/START TEST ADDRESS
7411	0000	HTSTAD,	0		/TEST 2 PAGES
7412	1000	HCNT6,	0		/TEST 4 ADDRESSES
7413	7600	HCNT7,	0		
		CC1000,	1000		
		CK7600,	7600		
7414	4234	/	/READ AND TEST PATTERN CONTROL		
7415	4252	HTST,			/CORRECT READ CONSTANTS
7416	1252	JMS	HRCON		/READ AND TEST PATTERN
7417	1213	TAD	HRMEM		/0XXX OR 7XXX
7420	0213	TAD	CK7600		/-200
7421	7001	AND	CK7600		
7422	3207	IAC			
7423	5607	DCA	HTSTAD		/0401 OR 7201
		JMP I	HTSTAD		
7424	4234	/	/READ AND TEST COMPLEMENT PATTERN CONTROL		
7425	4254	HTSTC,			/CORRECT READ CONSTANTS
7426	1254	JMS	HRCON		/READ AND TEST COMPLEMENT PATTERN
7427	7006	TAD	HRMEMC		/0XXX OR 7XXX
7430	7630	TAD	HRMEMC		/RTL - AND ADDRESS OF TAG HPASS
7431	5627	SZL CLA			
7432	5633	JMP I	.-2		/PROG IN UPPER MEM
7433	0206	JMP I	.-1		/PROG IN LOWER MEM
		0206			/ADDRESS OF TAG LPASS
		/	/UPDATE READ CONSTANTS		





```

7514 3211 DCA HCN7
7515 1607 HZER01, TAD I HTSTAD
7516 7040 CMA
7517 3607 DCA I HTSTAD
7520 1607 TAD I HTSTAD
7521 7121 IAC STL
7522 7640 SEA CLA
7523 4352 JMS HHALTC
7524 1607 TAD I HTSTAD
7525 7140 CMA CLL
7526 3607 DCA I HTSTAD
7527 1607 TAD I HTSTAD
7530 7640 SEA CLA
7531 4342 JMS HHALT
7532 2207 HTSTAD
7533 7000 NOP
7534 2211 ISE HCN7
7535 9315 JMP HZERO+2
7536 2210 ISE HCN7
7537 9262 JMP HONE
7540 4606 JMS I HEND2
7541 9311 JMP HR0101

```

/TEST ZERO COMPLEMENTED  
/THIS LOC FAILED READ AND TEST

/TEST ZERO  
/THIS LOC FAILED READ AND TEST

/END OF MEMORY?  
/NO

/ERROR HALT ROUTINE FOR DATA FAILURE

```

7542 0000 HHALT, 0
7543 1607 TAD I HTSTAD
7544 7402 HLT
7545 7200 CLA
7546 1207 TAD HTSTAD
7547 7402 HLT
7550 7200 CLA
7551 9742 JMP I HHALT

```

/1ST HALT = BAD DATA

/2ND HALT = BAD LOCATION

/ERROR HALT ROUTINE FOR COMPLEMENT DATA FAILURE

```

7552 0000 HHALTC, 0
7553 1607 TAD I HTSTAD
7554 7040 CMA
7555 7402 HLT
7556 7200 CLA
7557 1207 TAD HTSTAD
7560 7402 HLT
7561 7300 CLA CLL
7562 9752 JMP I HHALTC

```

/1ST HALT = BAD DATA

/2ND HALT = BAD LOCATION

/END OF MEMORY ROUTINE

```

7563 0000 HENDT, 0
7564 1207 TAD HTSTAD
7565 7640 SEA CLA
7566 9763 JMP I HENDT

```

/MORE MEMORY TO TEST



/END OF TEST

HRMEM

JMP I

7567 5652

HBBB,

7570 0000

HTSTAD

7571 1207

CC1000

7572 1212

SZA CLA

7573 7640

HBBB

7574 5770

HRMEM

7575 5652

/MORE MEMORY TO TEST

/END OF TEST

S

0000	11110000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
0100	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
0200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0300	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11110000
0400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0500	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11100000
0600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0700	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111100

1000  
1100

1200  
1300

1400  
1500

1600  
1700

2000  
2100

2200  
2300

2400  
2500

2600  
2700

3000  
3100

3200  
3300

3400  
3500

3600  
3700



4000 4100

4100

4200

4300

4400

4500

4600

4700

5000

5100

5200

5300

5400

5500

5600

5700

6000

6100

6200

6300

6420

6500

6608

6788

70000

71 71 71

7222

72000  
73000

74002

7500

7600

7700

2-JUN-71	V141	PAL10	W141	2-JUN-71	21:32	PAGE 1-21
C0200	7011	HRSEBN	7072	LCNT6	0610	LWZERO 0500
C1000	7213	HRMEM	7452	LCNT7	0611	LXFERF 0320
C212	7162	HRMEMC	7454	LEND1	0406	LZERO 0713
C215	7161	HSABVN	7062	LEND2	0606	LZER01 0715
C265	7163	HSCOP1	7336	LENDM	0523	
C7000	7012	HSCOP2	7361	LENDT	0763	
C7200	7013	HSR00	7014	LGOP2	0364	
C7600	7001	HSR07	7023	LHALT	0742	
CC0200	7212	HSW0	7007	LHALTC	0752	
CC1000	7412	HSW7	7010	LHILO	0232	
CC7600	7214	HSWADD	7372	LINAD1	0205	
CHAAA	7205	HTRANS	7151	LINAD2	0415	
CHBBB	7405	HTST	7414	LM04	0602	
CHENDM	7204	HTSTAD	7407	LM100	0603	
CHENDT	7404	HTSTC	7424	LM4	0402	
CK7600	7413	HW0101	7270	LM40	0403	
HAAA	7330	HW1010	7261	LM750	0360	
HBBB	7570	HWCON	7235	LMADD	0407	
HCNT	7157	HWCON1	7247	LMONE	0662	
HCNT1	7002	HWONE	7311	LMONE1	0664	
HCNT2	7003	HWR	7216	LPASS	0336	
HCNT3	7004	HWR	7225	LR0101	0711	
HCNT4	7210	HWRMC	7255	LR1010	0660	
HCNT5	7211	HWRMC	7253	LRCON	0634	
HCNT6	7410	HWRMC	7253	LRCON1	0646	
HCNT7	7411	HWZERO	7300	LRCON1	0646	
HEND1	7206	HWZERO	7300	LRCON1	0646	
HEND2	7406	HWZERO	7300	LRCON1	0646	
HENDM	7323	HWZERO	7300	LRCON1	0646	
HENDT	7563	HWZERO	7300	LRCON1	0646	
HGOP2	7164	HWZERO	7300	LRCON1	0646	
HHALT	7542	HWZERO	7300	LRCON1	0646	
HHALTC	7552	HWZERO	7300	LRCON1	0646	
HHILO	7032	HWZERO	7300	LRCON1	0646	
HINAD1	7005	HWZERO	7300	LRCON1	0646	
HINAD2	7215	HWZERO	7300	LRCON1	0646	
HM04	7402	HWZERO	7300	LRCON1	0646	
HM100	7403	HWZERO	7300	LRCON1	0646	
HM4	7202	HWZERO	7300	LRCON1	0646	
HM40	7203	HWZERO	7300	LRCON1	0646	
HM750	7160	HWZERO	7300	LRCON1	0646	
HMADD	7207	HWZERO	7300	LRCON1	0646	
HONE	7462	HWZERO	7300	LRCON1	0646	
HONE1	7464	HWZERO	7300	LRCON1	0646	
HPASS	7136	HWZERO	7300	LRCON1	0646	
HR0101	7511	HWZERO	7300	LRCON1	0646	
HR1010	7460	HWZERO	7300	LRCON1	0646	
HRCON	7434	HWZERO	7300	LRCON1	0646	
HRCON1	7446	HWZERO	7300	LRCON1	0646	
HRLO	7102	HWZERO	7300	LRCON1	0646	
HRELO	7051	HWZERO	7300	LRCON1	0646	
HRELO0	7040	HWZERO	7300	LRCON1	0646	
HRELOU	7040	HWZERO	7300	LRCON1	0646	



/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER ) PAL10 V141 2-JUN-71 21:32 PAGE 1-22

ERRORS DETECTED: 0

LINKS GENERATED: 0

RUN-TIME: 9 SECONDS

3K CORE USED

THE UNIVERSITY OF CHICAGO  
LIBRARY  
540 EAST 57TH STREET  
CHICAGO, ILL. 60637

UNIVERSITY OF CHICAGO LIBRARY 540 EAST 57TH STREET CHICAGO, ILL. 60637





